



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE

United States Patent and Trademark Office

Address: COMMISSIONER FOR PATENTS

P.O. Box 1450

Alexandria, Virginia 22313-1450

www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/760,087	01/14/2004	Arup Bhattacharyya	MI22-2473	2443
21567 7590 03/26/2008 WELLS ST. JOHN P.S. 601 W. FIRST AVENUE, SUITE 1300 SPOKANE, WA 99201				
EXAMINER				
MONDT, JOHANNES P				
ART UNIT		PAPER NUMBER		
3663				
MAIL DATE		DELIVERY MODE		
03/26/2008		PAPER		

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary

Application No.

10/760,087

Applicant(s)

BHATTACHARYYA, ARUP

Examiner

JOHANNES P. MONDT

Art Unit

3663

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 20 November 2007.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 71-73, 76, 78-81 and 89-100 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 71-73, 76, 78-81 and 89-100 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☒ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 1/14/04 is/are: a) ☐ accepted or b) ☒ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☐ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO/SB/08)
Paper No(s)/Mail Date _____
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date _____
- 5) ☐ Notice of Informal Patent Application
- 6) ☐ Other: _____

DETAILED ACTION

Response to Amendment

1. Amendment filed 11/20/07 forms the basis for this office action. In said amendment applicant added new claims 91-100, thus substantially amending the invention as claimed. Comments on Remarks are included below under "Response to Arguments".

Drawings

2. The drawings are objected to under 37 CFR 1.83(b) because they are incomplete. 37 CFR 1.83(b) reads as follows:

When the invention consists of an improvement on an old machine the drawing must when possible exhibit, in one or more views, the improved portion itself, disconnected from the old structure, and also in another view, so much only of the old structure as will suffice to show the connection of the invention therewith.

3. Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either "Replacement Sheet" or

Art Unit: 3663

"New Sheet" pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

The Specific deficiency of the Drawings is the following:

A. Figure 11: reference character 100 points to the entire illustration; so does reference character 122. However, 100 represents the "inverter construction" of Figure 11 (see [0091]), while 112 represents "construction" 122, only disclosed to comprise an NFET (50) and layers 16, 26, 40 and 54 (see [0086]). But so does the "inverter construction". Similarly for Figure 12:

B. Figure 12: reference character 200 points to the entire illustration; so does reference character 122. However, 200 represents the "inverter construction" of Figure 12 (see [0091] and [0102]), while 112 represents "construction" 122, only disclosed to comprise an NFET (50) and layers 16, 26, 40 and 54 (see [0086]). But so does the "inverter construction".

Specification

4. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

5. The Specification portion applicant refers to with regard to the written support fails to fully support the claimed "structure" (claims 71, 97, 98, 99 and 100, all on line 5). "Structure", in the Specification has a plurality of meanings, i.e., "structure" 100 in Fig.

Art Unit: 3663

11 (see Fig. 11 and see the reference to the latter in [0102]), "capacitor structure" 100, "crystalline structure" (16/26/40) (see [0089] and Fig. 11), "supporting structure", all of which can be said to comprise silicon and germanium, and to support a transistor, although none has been specifically disclosed to support the first transistor; in conclusion, a "structure" per se has not been described in the Specification that uniquely corresponds to the "structure" as claimed.

6. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

7. The meaning of "structure" in the Specification, given the plurality of contexts within which it is used is poly-interpretable, with reference to section 3 above, rendering the meaning of "structure" indefinite, as its metes and bounds have not been clearly defined.

Claim Rejections - 35 USC § 112

8. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

9. ***Claims 71-73, 76, 78-81 and 89-100*** are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claims contain subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor, at the time the application was filed, had possession of the claimed invention. The ground for this

Art Unit: 3663

rejection is identical to the reason for the objection to the Specification under 35 U.S.C.

112, 1st par., explained in section 5 above.

10. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

11. **Claims 71-73, 76, 78-81, and 89-100** are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. The ground for this rejection is the same as the reasons for the objection to the Specification under 35 U.S.C. 112, 2nd par., explained in section 7 above.

Claim Rejections - 35 USC § 103

12. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

13. **Claim 71** is rejected under 35 U.S.C. 103(a) as being unpatentable over Walker et al (6,888,750 B2) in view of Yamazaki et al (6,693,044 B1) and Yamazaki et al (6,759,677 B1), henceforth referred to as "Yamazaki-1" and "Yamazaki-2", respectively (all previously cited).

The rejection is provided subject to the noted indefiniteness under 35 U.S.C. 112, assuming "structure" to correspond with element 110 in the Specification.

Walker et al teach a computer system (col. 1) (e.g., logic circuits (Figures 12-14) together with the nonvolatile memory array (see "Field of Invention") constitute a computer system) with stacking according to the embodiment of Figure 9 (col. 14, l. 61-67)) comprising: a signal source capable to provide a data signal (from word line 445; col. 17, lines 60-65); and an inverter 443 coupled with the signal source (col. 17, l. 45-46), capable to invert the data signal and output the inverted signal (through bit lines 447); the inverter including (Figure 9, i.e., "CMOS array" "in pillar or self-aligned TFT configurations"):

a structure 413/415/417 comprising semiconductor material (Figure 11; see col. 15, l. 28 – 36) comprising at least silicon (col. 1, l. 6-8);

a first transistor (PMOS TFT: see col. 14, l. 68 – col. 15, l. 2 on the inclusion of both options, PMOS with NMOS stacked thereon or *vice versa*) (with gate 243; Figure 9, and col. 11, l. 28-30) supported by the structure, the first transistor comprising a first gate 243 (Figure 9 and col. 11, l. 28-30) and first active region 219: Figure 9 and col. 11, l. 24-26) proximate the first gate; the first active region including a first channel region (219 = region between neighboring s/d regions 217) and a pair of first source/drain regions 217 (col. 11, l. 24-26); at least a portion of the first active region being within the structure (Figure 9), the first transistor being a PFET (i.e., a PMOS TFT: see col. 14, l. 68 – col. 15, 2 on the inclusion of both options, PMOS with NMOS stacked thereon or *vice versa*) and the first source/drain regions accordingly being p-doped regions; the first gate being substantially non-overlapping with respect to the first source/drain regions (because the embodiment of Figure 9 has

gates 243 and 217 in a substantially non-overlapping configuration as evident from Figure 9);

an insulative material 203 (col. 11, l. 42-44) over at least a portion of the first transistor (Fig.9);

a second transistor over the material layer and comprising a second gate 243 (col. 11, l. 2-8) and a pair of source and drain regions 217 (col. 11, l. 24-26), the second transistor being an NFET (NMOS TFT)) (Figure 9 and col. 14, l. 68 – col. 12, l. 2)) and the second source/drain regions accordingly being n-type doped regions (loc.cit.); the second gate being directly over the first gate (Figure 9: 243 being directly over each other); the second gate being substantially non-overlapping with respect to the second source/drain regions (because the embodiment of Figure 9 has gates 243 and 217 in a substantially non-overlapping configuration as evident from Figure 9);

the first and second gates being electrically connected to one another (see Figures 12-14 and col. 16, l. 58-60), and being in electrical connection with the signal source 471 (Figure 14); and

one of the first source/drain regions being electrically connected to one of the second source/drain regions and being in electrical connection with the output (Figure 14).

Although Walker et al do not specifically teach the structure of the specific embodiment of Figure 9 to comprising also germanium, it would have been obvious to comprise germanium in view of the teaching by Walker et al in a non-volatile memory array (Figure 1 and cols. 2-3), hence analogous art, that germanium addition may be

Art Unit: 3663

advantageously used as a seed for the crystallization of amorphous silicon (comprising silicon and germanium (see col. 3, l. 28-41)). *Motivation* for inclusion of the teaching by Walker et al also for the CMOS TFT array as described above derives from the resulting advantage of thus achieving polysilicon mobility through efficient manufacturing from a relatively cheap source material (amorphous silicon).

Walker et al do not necessarily teach the limitation "a first layer of semiconductive material over the insulative material; a second layer of semiconductive material over the first layer, the second layer of semiconductive material physically contacting the first layer of semiconductive material, and the second layer of semiconductive material being compositionally different from the first layer of semiconductive material", i.e., lines 13-17 of claim 71.

However, it would have been obvious to include said further limitation in view of Yamazaki-1, who, in a patent on TFTs (thin film transistors) (cols. 1-2), hence analogous art (see Walker et al, cols. 12-14), teach in their Embodiment 2 (cols. 8-10) the TFT to be supported by a first layer of semiconductive material 202 (see Figures 2, col. 8, l. 39-49 and col. 9, l. 1-30) over insulative material 200 (loc.cit.) and a second layer of semiconductive material 204 (col. 9, l. 35-67) physically contacting the first layer of semiconductive material (see Figure 2E and col. 9, l. 35-39), and the second layer of semiconductive material being compositionally different from the first layer of semiconductive material (nickel does exist in 202, and the concentration of nickel, in expression of contrast according to Yamazaki-1, exists hardly in 204: see col. 10, l. 1-5).

Motivation to include the teaching by Yamazaki-1 in the invention by Walker et al

Art Unit: 3663

derives from the improved device characteristics by virtue of the strongly reduced nickel content of the second semiconductive material layer, which supports the active region of the TFT (col. 10, l. 1-19, especially l. 1-5).

Although Yamazaki-1 appears to specifically only teach the application of his teaching to silicon semiconductive material for the channel supporting layers, Yamazaki_2 actually teach the application of nickel as a catalyst for crystallization through anneal and the use of laser annealing not only for silicon but equally for silicon-germanium (see "Background of the Invention" for the teaching of the reason why application is extended to silicon-germanium, i.e., increased mobility: col. 1, l. 5-65; and see col. 4, l. 24-28), and hence provides testimony of both the *combinability* and the motivation to include application also to silicon-germanium as the basic material for the semiconductor films.

N.B.: Drawings and pictures can anticipate claims if they clearly show the structure which is claimed. *In re Mraz*, 455 F.2d 1069, 173 USPQ 25 (CCPA 1972).

14. **Claims 72-73, 76, 80-81, 89 and 90** are rejected under 35 U.S.C. 103(a) as being unpatentable over Walker et al, Yamazaki_1 and Yamazaki_2 as applied to claim 71 above, and further in view of Bulsara et al (US 2003/0030091 A1) (all previously cited).

As detailed above, claim 71 is unpatentable over Walker et al in view of Yamazaki-1 and Yamazaki-2. None necessarily teach the further limitations defined by claims 72, 73, 80 or 81.

However, it would have been obvious to include said limitations in view of the teaching as prior art by Bulsara et al that relaxed silicon-germanium including a strained layer 18 formed of silicon ([0036], hence claim 73 is also met and, being a SiGe layer ([0036], claim 76 is also met) (i.e., layer with strained lattice, hence inherently crystalline in addition to being strained) and a relaxed underlying silicon-germanium (hence claim 80 also met) crystalline layer 14 ([0035]) (with from 20 to 90 % germanium, hence claim 81 is met because there necessarily is one % value contained in the claimed range) directly applied on a graded silicon-germanium (SiGe) layer 12 (loc.cit.) (i.e., on top of a crystalline silicon-containing layer (inherently crystalline, because without being crystalline here cannot be a grading of the lattice constant (see [0003]) so as to produce field effect transistors (FETs) with increased channel mobility, hence improved device speed (loc.cit.) Implementation of the teaching for both the NFET and the PFET by Walker et al necessarily leads to the claimed device because the source/drain regions in Walker et al extend throughout the entire silicon substrate, being members of a poly bit line 333 (see Figure 10A, and see column 13, lines 20-28).

Motivation to include the teaching by Bulsara et al in the invention by Walker et al derives at least from the resulting improvement in device speed as taught by Bulsara (loc.cit.).

On claim 89: in Walker et al (Figure 9) the first channel region 219 is between the source/drain regions 217; the first gate 243 is above the first channel region; and the width of the first gate with respect to a cross sectional view of the inverter is substantially the same as the width of the first channel region 219 with respect to the

Art Unit: 3663

cross sectional view (said cross-sectional view being defined by the source-drain connection and normal to the upper main surface of source/drain regions). (See Figure 9).

On claim 90: in Walker (Figure 9) the first gate 243 is neither above nor below the first source/drain regions 217 and the second gate 243 is neither above nor below the second source/drain regions 217 (Figure 9).

On claim 91: in the combined invention the inverter further comprises a vertically extending pillar in electrical contact with one of the first source/drain regions and also in electrical contact with the first layer of semiconductor material (202 in Yamazaki-1) through electrical contact with the I/O/output layer (source/drain electrode) 116 (in Walker et al) (Fig. 8 and col. 9, l. 51 – col. 10, l. 52), because the first semiconductor layer is in electrical contact with the source/drain electrode of the second transistor (an oxide layer on the upper main surface of 202 is removed (Yamazaki-1, col. 9, l. 35+) through 204.

15. **Claims 78 and 79** are rejected under 35 U.S.C. 103(a) as being unpatentable over Walker et al, Yamazaki-1, Yamazaki-2 and Bulsara et al as applied to claim 72 above, and further in view of Hsu et al (6,793,731 B1) (all previously cited).

As detailed above, claim 72 is unpatentable over Walker et al in view of Yamazaki-1, Yamazaki-2 and Bulsara et al, none necessarily teaching the further limitation defined by claim 78 or claim 79. However, said limitations would have been obvious over Hsu et al, who teach as prior art polycrystalline SiGe (cols. 1-2), while teaching as improvement thereof single-crystal relaxed SiGe free of defects (abstract and col. 2, l.

Art Unit: 3663

65 – col. 5, l. 65). It has been held that mere selection of known materials generally understood to be suitable to make a device, the selection of the particular material being on the basis of suitability for the intended use, would be entirely obvious. *In re Leshin* 125 USPQ 416.

Double Patenting

16. A rejection based on double patenting of the "same invention" type finds its support in the language of 35 U.S.C. 101 which states that "whoever invents or discovers any new and useful process ... may obtain a patent therefor ..." (Emphasis added). Thus, the term "same invention," in this context, means an invention drawn to identical subject matter. See *Miller v. Eagle Mfg. Co.*, 151 U.S. 186 (1894); *In re Ockert*, 245 F.2d 467, 114 USPQ 330 (CCPA 1957); and *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970).

A statutory type (35 U.S.C. 101) double patenting rejection can be overcome by canceling or amending the conflicting claims so they are no longer coextensive in scope. The filing of a terminal disclaimer cannot overcome a double patenting rejection based upon 35 U.S.C. 101.

17. **Claim 97** is objected to under 37 CFR 1.75 as being a substantial duplicate of claim 91. When two claims in an application are duplicates or else are so close in content that they both cover the same thing, despite a slight difference in wording, it is proper after allowing one claim to object to the other as being a substantial duplicate of the allowed claim. See MPEP § 706.03(k).

18. **Claim 98** is objected to under 37 CFR 1.75 as being a substantial duplicate of claim 92. When two claims in an application are duplicates or else are so close in content that they both cover the same thing, despite a slight difference in wording, it is proper after allowing one claim to object to the other as being a substantial duplicate of the allowed claim. See MPEP § 706.03(k).

19. **Claim 99** is objected to under 37 CFR 1.75 as being a substantial duplicate of claim 94. When two claims in an application are duplicates or else are so close in content that they both cover the same thing, despite a slight difference in wording, it is proper after allowing one claim to object to the other as being a substantial duplicate of the allowed claim. See MPEP § 706.03(k).

20. **Claim 100** is objected to under 37 CFR 1.75 as being a substantial duplicate of claim 96. When two claims in an application are duplicates or else are so close in content that they both cover the same thing, despite a slight difference in wording, it is proper after allowing one claim to object to the other as being a substantial duplicate of the allowed claim. See MPEP § 706.03(k).

Response to Arguments

21. Applicant's arguments filed 11/20/07 have been fully considered but they are not persuasive. Specifically, counter to applicant's concern of a relation of Fig. 9 and Figs. 12-14, in particular Fig. 13, Walker et al specifically imply that the ninth embodiment (to which Figures 12-14 are drawn) may also be arranged in pillar or self-aligned TFT configurations illustrated in Figs. 8-9 (col. 14, l. 61+). It is in such arrangement that Fig. 9 is pertinent to the device of the ninth embodiment, both Figure 9 and Figures 12-14 being drawn to a TFT EEPROM array (see also Figure legends in col. 2). That a conductive link is not formed through the charge storage layers is irrelevant to the claim language of the art rejections of record, although, indeed, the pillars do not conduct in Walker et al from one end to another due to a central portion of different conductivity type, while they do in the invention. Furthermore, there is no valid analogy between

Figure 10 and Figures 12-14 to which examiner already had agreed previously, but this is simply not the same issue: the eight embodiment is drawn not to TFT EEPROM devices but instead to a FN tunneling Flash Memory device. With regard to applicant's comments on Fig. 11 (page 17) this Figure also pertains to the same embodiment as Figures 12-14 (see col. 2, Figure legends). Figure 13 was and is not referred to in the rejection. The functional difficulty applicant refers to (page 18) is not persuasive, because both the device of Figure 9 and the device of Figures 12-14 are TFT EEPROM devices.

22. Further review has also revealed problems in the written description with regard to the portion of the disclosure referred to by Applicant in Remarks: applicant is referred to sections 4-11. For this reason alone the present action is made non-final.

23. All newly added, independent claims are objected to for double patenting over other (dependent) claims in the application, because they are verbatim or essentially verbatim the same as a number of claims that depend on claim 71, as explained in sections 16-20 above.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to JOHANNES P. MONDT whose telephone number is (571)272-1919. The examiner can normally be reached on 8:00 - 18:00.

Art Unit: 3663

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jack W. Keith can be reached on 571-272-6878. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Johannes P Mondt/
Primary Examiner, Art Unit 3663